

SPECIFICATION

Electronic Version 1.2.8

Stylesheet Version 1.0

MONOLITHICALLY-INTEGRATED INFRARED SENSOR

Cross Reference to Related Applications

This application claims the benefit of U.S. Provisional Application No. 60/354,590, filed February 4, 2002.

Background of Invention

Field of the Invention

[0001] The present invention generally relates to thermopile-based thermal sensors. More particularly, this invention relates to a monolithically-integrated infrared sensor in which a transducer and its sensing circuit are combined on a single silicon substrate in a manner that enhances and protects the transducer output signal and reduces noise.

Description of the Related Art

[0002] A thermopile comprises a series of connected thermocouples, each made up of dissimilar electrically-resistive materials such as semiconductors and metals, and converts thermal energy into an electric voltage by a mechanism known as the Seebeck effect. As an example, U.S. Patent 5,982,014 describes a microfabricated differential temperature sensor comprising multiple stacked thermopiles. The general structure and operational aspects of thermopiles are well known and therefore will not be discussed in any detail here.

[0003] Infrared sensors that make use of thermopiles are also known, as evidenced by U.S. Patent 5,059,543 to Wise et al., which describes a thermopile-based infrared sensor comprising a thermopile fabricated on a single silicon substrate. Cold junctions are located on a rim that supports and surrounds a diaphragm. The hot junctions of

such that the transducer output signal is sampled in close proximity by the processing circuit. The transducer is adapted for sensing infrared radiation, and the sensor preferably includes features that promote absorption of thermal radiation within a portion of the sensor structure.

[0006] Generally, the sensor comprises a frame formed of a semiconductor material that is not heavily doped, and with which a diaphragm is supported for receiving thermal radiation. The diaphragm comprises multiple layers that include a first dielectric layer, a sensing layer containing at least a pair of interlaced thermopiles, a second dielectric layer, and a first metal layer defining metal conductors that electrically contact the thermopiles through openings in the second dielectric layer. Each thermopile comprises a sequence of thermocouples, each thermocouple comprising dissimilar electrically-resistive materials that define hot junctions located on the diaphragm and cold junctions located on the frame. Finally, the sensor includes signal processing circuitry on the frame and electrically interconnected with the thermopiles through the metal conductors defined by the first metal layer. The thermopiles are interlaced so that the output of a first of the thermopiles increases with increasing temperature difference between the hot and cold junctions thereof, and so that the output of a second of the thermopiles decreases with increasing temperature difference between the hot and cold junctions thereof. As a result, the transducer produces a differential signal output that converts a substantial portion of the noise into common mode noise that can be filtered out, thereby increasing the resolution of the sensor.

[0007] As described above, signal noise is minimized because the transducer and its signal processing circuitry are fabricated on the same chip, thereby minimizing the distance that the unamplified transducer signal must be transmitted. In particular, the close proximity between the transducer and the signal processing circuitry, together with the use of symmetry, are used to minimize capacitive and inductive coupling to off-chip sources of electric and magnetic fields that would be potential sources of extraneous signals. Fabrication of the sensor structure does not require high dopant concentrations or thermal treatments that are incompatible with standard CMOS devices, such that the signal processing circuitry can make use of CMOS and BiCMOS technology. The sensor also does not require the use of materials and process steps that are not conducive to mass production processes made possible with CMOS and

micromachining technology.

[0008] Other objects and advantages of this invention will be better appreciated from the following detailed description.

Brief Description of Drawings

- [0009] Figure 1 represents a cross-section of a thermal sensor comprising a thermopile transducer and signal conditioning circuitry in accordance with a preferred embodiment of the invention.
- [0010] Figure 2 is a scanned image showing a plan view of the sensor represented in Figure 1.
- [0011] Figure 3 is a perspective view of the sensor of Figure 2 packaged in a Cerdip package.
- [0012] Figure 4 shows a system diagram of the signal conditioning circuitry of the sensor.
- [0013] Figure 5 represents the alignment of a heat equalization metal rim with respect to thermocouples of the thermopiles, by which the rim is over and surrounds hot junctions of the thermopiles.
- [0014] Figure 6 represents a cross-section of the thermal sensor of Figure 1, modified to show a coaxial connection path formed by metallization and a polysilicon layer between the thermopile transducer and its signal conditioning circuitry in accordance with a preferred aspect of the invention.

Detailed Description

- [0015] With reference to the Figures, and particularly Figure 1, an infrared sensor 10 is shown comprising a thermopile transducer 12 and signal processing circuitry 14, both of which are fabricated on a single semiconductor substrate 20 that may be formed of single-crystal silicon or another suitable semiconductor material. The thermopile transducer 12 is supported on a thin dielectric membrane, or diaphragm 16, which is surrounded by an undoped or lightly-doped (i.e., not heavily doped) support frame 18. Both the diaphragm 16 and its support frame 18 are defined by etching the backside of the substrate 20 to form a cavity 32. The signal conditioning circuitry 14

is represented as comprising complementary metal-oxide-semiconductor (CMOS) and bipolar devices fabricated on the frame 18 to provide on-chip interface/compensation circuitry for the output of the transducer 12. Notably, the substrate 20 is undoped or lightly-doped because a heavily-doped substrate would be incompatible with the CMOS process used in the present invention.

[0016] The diaphragm 16 and frame 18 support at least two interlaced thermopiles 22. In Figure 1, the thermopiles 22 are shown supported with a pair of dielectric layers, one of which is preferably a thermal oxide layer 34 while the second is preferably a nitride film 36 formed by low-pressure chemical vapor deposition (LPCVD). The thermal oxide layer 34 can be grown during n-well drive-in during a standard CMOS process to have a thickness of approximately 0.3 micrometer, which is sufficiently thick to serve as an etch-stop when etching the substrate 20 to form a cavity 32 that delineates the multilayered diaphragm 16. The nitride film 36 is approximately 0.2 to 0.4 micrometer thick, and is deposited and patterned after growing the thermal oxide layer 34. The nitride film 36 is preferably in tension to convert to tensile the net stress in the multilayer diaphragm 16, as discussed in co-pending U.S. Patent Application Serial No. {Attorney Docket No. DP-307129}, which discloses a suitable process for fabricating the sensor 10, and whose content is therefore incorporated herein by reference.

[0017] Each thermopile 22 comprises a sequence of thermocouples 24, with the thermocouples 24 of one thermopile 22 alternating with the thermocouples 24 of the second thermopile 22, hence the description of the thermopiles 22 being interlaced. Each thermocouple 24 has a pair of junctions, referred to as hot and cold junctions 26 and 28, respectively, formed by dissimilar electrically-resistive materials. The dissimilar materials are preferably p or ntype polysilicon and aluminum, though other materials could be used, including p-type with ntype polysilicon. As seen in Figures 2 and 5, the diaphragm 16 has a rectangular (square) shape, and the thermocouples 24 are shortest at the corners of the diaphragm 16 and progressively increase in length therebetween. In this manner, the thermocouples 24 are arranged to define a pyramidal shape in the plane of the diaphragm 16, such that essentially the entire diaphragm 16 is occupied by either the thermopiles 22 or a central heat-absorption zone 30 surrounded by the thermopiles 22. The thermocouples 24 have their cold

below two dielectric layers 44 and 46, at least one of which is formed of an infrared absorption dielectric material such as oxynitride or a tetra-ethyl-ortho-silicate (TEOS)-based oxide. In a preferred embodiment, the uppermost layer 46 is formed of oxynitride (a suitable thickness being about 10,000 to about 28,000 Angstroms), and the underlying dielectric layer 44 is a TEOS-based oxide (a suitable thickness being about 16,000 Angstroms). The oxynitride layer 46 is desirable as the outer layer of the diaphragm 16 because, similar to the LPCVD nitride film 36, oxynitride contributes to the creation of a tensile net stress within the diaphragm 16, again as discussed in co-pending U.S. Patent Application Serial No. {Attorney Docket No. DP-307129}.

[0021] The absorber/reflector metal 42 is preferably deposited and patterned with the metallization layer 40 (Metal-1), and therefore is also formed of Al-1%Si or another suitable metallization alloy. Alternatively, the absorber/reflector metal 42 could be deposited and patterned separately from the metallization layer 40, which would permit the metal 42 to be formed of other suitable materials. The absorber/reflector metal 42 serves to reflect any unabsorbed radiation (i.e., traveling downward toward the cavity 32) back toward the infrared absorbing dielectric layers 44 and 46. The absorber/reflector metal 42 also sets up a standing wave of infrared electromagnetic radiation inside the dielectric layers 44 and 46. The standing wave has a node at the surface of absorber/reflector metal 42, where the intensity is approximately zero. The incident and reflected beams interfere constructively at approximately one-quarter wavelength (in the dielectric) above the surface of the metal 42. A second node occurs at approximately one-half wavelength (in the dielectric) above the surface of the metal 42. Similarly, if the diaphragm 16 is thick enough, there will be a second maximum where the beams interfere constructively about three-quarters wavelength (in the dielectric) above the surface of the metal 42. The effect of the standing waves inside the dielectric layers 44 and 46 needs to be taken into account if infrared absorption is to be predicted accurately, but to first approximation, if the layer is at least one-quarter wavelength thick, the total absorption inside the dielectric layers 44 and 46 is approximately the same as if the diaphragm 16 was twice as thick and the metal 42 was missing.

[0022] This method of dual absorption in the central heat-absorption zone 30 raises its temperature above that of the surrounding area of the diaphragm 16, on which

infrared radiation may also be incident. This, coupled with the heat loss that occurs at the support frame 18, creates a temperature gradient from the center of the sensor 10 to the edge of the diaphragm 16 that generates the Seebeck potential in the thermopiles 22. The combination of the absorber/reflector metal 42 below infrared absorbing dielectric layers 44 and 46 formed of oxynitride and a TEOS-based oxide provide good absorption (greater than 50%) of radiation of wavelengths of about eight to about fifteen micrometers, and good transmission (greater than 80%) for other wavelengths, creating what can be termed a thermal filter whereby heating of the diaphragm 16 can be proportional to a first order to the absorbed wavelengths only.

[0023] As shown in Figures 1 and 5, the sensor 10 also preferably has a heat equalization rim 48, which as shown can be deposited and patterned with a second metallization layer 50 (Metal-2) that interconnects the metallization layer 40 with the signal processing circuitry 14. The rim 48 is preferably patterned so that, in terms of alignment in the direction of radiation transmission through the diaphragm 16, the rim 48 surrounds the hot junctions 26 of the thermopiles 22. In this manner, the rim 48 promotes equalization of the temperature at the inside edge of the rim 48, which is accurately patterned, to the temperature of the support frame 18, instead of relying on the actual position of the perimeter of the diaphragm 16. The overall effect is to reduce the amount of temperature variation from one hot junction 26 to another, and from one cold junction 28 to another. The rim 48 thus promotes consistent behavior of the thermopiles 22 irrespective of any etching variations that might be introduced by the fabrication process, during which the backside of the substrate 20 is etched to define the diaphragm 16 and cavity 32.

[0024] Figure 1 shows yet another metal body in the form of a patterned tungsten silicide (W-Si) layer 52, which is embedded in the diaphragm 16 to increase infrared absorption within the central heat-absorption zone 30. The W-Si layer 52 is shown as being deposited and patterned so as to be directly above the absorber/reflector metal 42 and in the same plane as the heat equalization rim 48 between the pair of dielectric layers 44 and 46. The W-Si layer 52 is able to increase thermal absorption within the central heat-absorption zone 30 as a result of being a localized source of infrared absorption at a peak in the standing wave pattern inside the dielectric layers 44 and 46. The W-Si layer 52 approximates the idealized structure of a thin resistive

layer with sheet resistance of about 188 ohm/square sandwiched between two dielectric layers 44 and 46, each of about one-quarter wavelength thickness, contacted on the back by the absorber/reflector metal 42, which is theoretically predicted to give more than 96% absorption for the entire 7 to 14 micron band of infrared wavelength. A preferred thickness for the W-Si layer 52 is less than 400 Angstroms.

[0025] According to a preferred aspect of the invention, the thermopiles 22 are interlaced and the order of their thermocouple materials are reversed between adjacent thermocouples 24, so the output potential of one thermopile 22 increases directly proportional to an increase in temperature at its hot junctions 26, and the output potential of the other thermopile 22 decreases in proportion to an increase in temperature at its hot junctions 26. The two resulting potentials are then conducted by the metallization layers 40 and 50 to the signal processing circuitry 14, operating as a sensitive impedance converter circuit. This dual signal approach, or differential sensing, allows rejection of common-mode noise, thereby increasing the resolution of the sensor 10. In the BiCMOS process of this invention, the signals from the thermopiles 22 are preferably transferred to the circuitry 14 utilizing coaxial connection paths formed by the second metallization layer 50 and the aforementioned polysilicon layer 54 connected to ground potential, as depicted in Figure 6.

[0026] As seen in Figure 1, the signal processing circuitry 14 for the thermopile transducer 12 is located on the support frame 18 where the cold junctions 28 of the thermopiles 22 are located. The circuitry 14 preferably comprises a four-stage signal processing path that includes noise reduction mechanisms and filtering, as schematically represented in Figure 4. The circuitry 14 provides a gain to the incoming signal and also converts it into a single-ended analog and/or digital output. Because an important factor to accurate measurement of sensor output is knowledge of the substrate temperature, the temperature of the substrate 20 is preferably measured directly with an on-chip PTAT (proportional-to-absolute temperature) output voltage, indicated as Tref in Figure 4. Importantly, the circuit diagram of Figure 4 also shows the signal processing circuitry 14 as providing an on-chip calibration capability with a serial peripheral interface (SPI) 60 and EPROM (electrically programmable read only memory) 62, and nonlinear compensation 64 that provides nonlinear temperature

compensation responsive to changes in the operating temperature of the circuitry 14. With the on-chip calibration capability, the sensor 10 can be calibrated after packaging, thereby allowing compensation for essentially all variations that may occur during the packaging process. The nonlinear compensation 64 is preferably in accordance with commonly-assigned U.S. Patent Application Serial No. 10/075,130, incorporated herein by reference.

[0027] The sensor 10 can be mounted in industry standard metal or ceramic IC packages. Preferred packaging has the capability to enhance sensor performance and reduce cost. Traditionally, infrared sensors have been packaged in metal-can TOx packages which are vacuum sealed and equipped with an optical lens or window to allow infrared radiation to pass therethrough to the sensor. These packages can be expensive and difficult to manufacture. With the present invention, the sensor 10 can be mounted in a standard Cerdip (CERamic Dual In-line Package) 56, as represented in Figure 3, or another ceramic cavity packaging arrangement. Tooling can be employed to achieve deeper cavities and/or multiple cavities in the same package 56. An optical window and lens (not shown) can be provided in the package cap to permit efficient transmission of infrared radiation to the diaphragm 16 of the sensor 16. The optical window can also form the sealing ring between the frame and cap of the package 56. The package 56 is preferably sealed in vacuum, preferably using a fluxless solder process or glass frit.

[0028] While the invention has been described in terms of a preferred embodiment, it is apparent that other forms could be adopted by one skilled in the art. For example, the sensor 10 could differ in appearance and construction from the embodiment shown in the Figures, and appropriate materials could be substituted for those noted. Accordingly, the scope of the invention is to be limited only by the following claims.